鈮?/div>
4ns at
C
L
=10pF
OPERATING VOLTAGE RANGE:
V
CCA
(OPR) = 2.3V to 3.6V (1.2V Data
Retention)
V
CCB
(OPR) = 1.65V to 3.6V (1.2V Data
Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 16245
BUS HOLD PROVIDED ON DATA INPUT
BOTH SIDE
LATCH-UP PERFORMANCE EXCEEDS
500mA (JESD 17)
ESD PERFORMANCE:
HBM > 2000V (MIL STD 883 method 3015);
MM > 200V
TSSOP
TFBGA
碌TFBGA
Table 1: Order Codes
PACKAGE
TSSOP48
TFBGA54
碌TFBGA42
碌TFBGA42
(*)
(*) Lead-Free Compliant.
T&R
74VCXHQ163245TTR
74VCXHQ163245LBR
74VCXHQ163245TBR
74VCXHQ163245R-E
isolated. The A-port interfaces with the 3V bus, the
B-port with the 2.5V and 1.8V bus.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage. All floating
bus terminals during High Z State don鈥檛 need
external pull-up or pull-down resistor.
Figure 1: Logic Diagram
DESCRIPTION
The 74VCXHQ163245 is a dual supply low
voltage CMOS 16-BIT BUS TRANSCEIVER
fabricated with sub-micron silicon gate and
five-layer metal wiring C
2
MOS technology.
Designed for use as an interface between a 3.3V
bus and a 2.5V or 1.8V bus in a mixed 3.3V/
1.8V,3.3V/2.5V and 2.5V/1.8V supply systems, it
achieves high speed operation while maintaining
the CMOS low power dissipation and limited rise
and fall time (Low EMI).
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
nDIR inputs. The enable inputs nG can be used to
disable the device so that the buses are effectively
January 2005
n = 1, 2
Rev. 3
1/17