buffered or registered paths. The device can be configured
nals. The device operates in a 16-bit word wide mode. All
OE pin. These devices are ideally suited for buffered or
modules.
applications with I/O compatibility up to 3.6V.
鈩?/div>
series resistors
in the outputs. This design reduces line noise in applica-
tions such as memory address drivers, clock drivers, and
bus transceivers/transmitters.
The 74VCX162838 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s
Compatible with PC100 and PC133 DIMM module
specifications
s
1.65V鈥?.6V V
CC
supply operation
s
3.6V tolerant inputs and outputs
s
26
鈩?/div>
series resistors in the outputs
s
t
PD
(CP to O
n
)
3.9 ns max for 3.0V to 3.6V V
CC
5.4 ns max for 2.3V to 2.7V V
CC
9.8 ns max for 1.65V to 1.95V V
CC
s
Power-off high impedance inputs and outputs
s
Supports live insertion and withdrawal (Note 1)
s
Static Drive (I
OH
/I
OL
)
鹵
12 mA @ 3.0V V
CC
鹵
8 mA @ 2.3V V
CC
鹵
3 mA @ 1.65V V
CC
s
Uses patented noise/EMI reduction circuitry
s
Latch-up performance exceeds 300 mA
s
ESD performance:
Human body model
>
2000V
Machine model
>
200V
Note 1:
To ensure the high-impedance state during power up or power
down, OE should be tied to V
CC
through a pull-up resistor. The minimum
value of the resistor is determined by the current -sourcing capability of the
driver.
Ordering Code:
Ordering Code
74VCX162838MTD
Package Number
MTD48
Package Descriptions
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
OE
I
0
鈥揑
15
O
0
鈥揙
15
CP
REGE
Description
Output Enable Input (Active LOW)
Inputs
Outputs
Clock Pulse Input
Register Enable Input
漏 2000 Fairchild Semiconductor Corporation
DS500045
www.fairchildsemi.com
next