鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CC
(OPR) = 4.5V to 5.5V
IMPROVED LATCH-UP IMMUNITY
S
(SOT23-5L)
C
(SC-70)
ORDER CODE:
74V1T04S
74V1T04C
technology.
The internal circuit is composed of 3 stages
including buffer output, which provide high noise
immunity and stable output.
Power down protection is provided on input and 0
to 7V can be accepted on input with no regard to
the supply voltage. This device can be used to
interface 5V to 3V.
DESCRIPTION
The 74V1T04 is an advanced high-speed CMOS
SINGLE INVERTER fabricated with sub-micron
silicon gate and double-layer metal wiring C
2
MOS
PIN CONNECTION AND IEC LOGIC SYMBOLS
October 1999
1/7