鈮?/div>
t
PHL
OPERATING VOLTAGE RANGE:
V
CCA
(OPR) =2.7V to 3.6V (1.2V Data Retention)
V
CCB
(OPR) =2.7V to 5.5V (1.2V Data Retention)
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES C3245
IMPROVED LATCH-UP IMMUNITY
SOP
TSSOP
ORDER CODES
PACKAGE
SOP
TSSOP
TUBE
74LVXC3245M
T&R
74LVXC3245MTR
74LVXC3245TTR
DESCRIPTION
The 74LVXC3245 is a dual supply 8 bit
configurable low voltage CMOS OCTAL BUS
TRANSCEIVER fabricated with sub-micron silicon
gate and double-layer metal wiring C
2
MOS
technology. Designed for use as an interface
between a 3.3V bus and a 3.3V to 5V bus in a
mixed 3.3V/5V supply systems, it achieves high
speed operation while maintaining the CMOS low
power dissipation.
PIN CONNECTION AND IEC LOGIC SYMBOLS
This IC is intended for two-way asynchronous
communication between data buses and the
direction of data transmission is determined by
DIR input. The enable input G can be used to
disable the device so that the buses are effectively
isolated.
The A-port interfaces with the 3V bus, the B-port
with the 5V bus.
All inputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
July 2001
1/12