74LVX86 Low Voltage Quad 2-Input Exclusive-OR Gate
May 1993
Revised March 1999
74LVX86
Low Voltage Quad 2-Input Exclusive-OR Gate
General Description
The LVX86 contains four 2-input exclusive-OR gates. The
inputs tolerate voltages up to 7V allowing the interface of
5V systems to 3V systems.
Features
s
Input voltage level translation from 5V to 3V
s
Ideal for low power/low noise 3.3V applications
s
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Ordering Code:
Order Number
74LVX86M
74LVX86SJ
74LVX86MTC
Package Number
M14A
M14D
MTC14
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150鈥?Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Pin Descriptions
Pin Names
A
0
鈥揂
3
B
0
鈥揃
3
O
0
鈥揙
3
Description
Inputs
Inputs
Outputs
漏 1999 Fairchild Semiconductor Corporation
DS011605.prf
www.fairchildsemi.com