74F37 Quad Two-Input NAND Buffer
April 1988
Revised March 1999
74F37
Quad Two-Input NAND Buffer
General Description
This device contains four independent gates, each of which
performs the logic NAND function.
Ordering Code:
Order Number
74F37SC
74F37SJ
74F37PC
Package Number
M14A
M14D
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available in Tape and Reel. Specify by appending the suffix letter 鈥淴鈥?to the ordering code.
Logic Symbol
IEEE/IEC
Connection Diagram
Unit Loading/Fan Out
U.L.
Pin Names Description
HIGH/LOW
A
n
, B
n
O
n
Inputs
Outputs
1.0/2.0
Input I
IH
/I
IL
Output I
OH
/I
OL
20
碌A(chǔ)/鈭?.2
mA
Function Table
Inputs
A
L
L
H
H
H
=
HIGH Voltage Level
L
=
LOW Voltage Level
Output
B
L
H
L
H
O
H
H
H
L
600/106.6 (80)
鈭?2
mA/64 mA
(48 mA)
漏 1999 Fairchild Semiconductor Corporation
DS009464.prf
www.fairchildsemi.com