54F 74F175 Quad D Flip-Flop
November 1994
54F 74F175 Quad D Flip-Flop
General Description
The 鈥橣175 is a high-speed quad D flip-flop The device is
useful for general flip-flop requirements where clock and
clear inputs are common The information on the D inputs is
stored during the LOW-to-HIGH clock transition Both true
and complemented outputs of each flip-flop are provided A
Master Reset input resets all flip-flops independent of the
Clock or D inputs LOW
Features
Y
Y
Y
Y
Y
Edge-triggered D-type inputs
Buffered positive edge-triggered clock
Asynchronous common reset
True and complement output
Guaranteed 4000V minimum ESD protection
Commercial
74F175PC
Military
Package
Number
N16E
Package Description
16-Lead (0 300 Wide) Molded Dual-In-Line
16-Lead Ceramic Dual-In-Line
16-Lead (0 150 Wide) Molded Small Outline JEDEC
16-Lead (0 300 Wide) Molded Small Outline EIAJ
16-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier Type C
54F175DM (Note 2)
74F175SC (Note 1)
74F175SJ (Note 1)
54F175FM (Note 2)
54F175LM (Note 2)
J16A
M16A
M16D
W16A
E20A
Note 1
Devices also available in 13 reel Use suffix
e
SCX and SJX
Note 2
Military grade device with environmental and burn-in processing Use suffix
e
DMQB FMQB and LMQB
Logic Symbols
IEEE IEC
Connection Diagrams
Pin Assignment for
DIP SOIC and Flatpak
Pin Assignment
for LCC
TL F 9490 鈥?1
TL F 9490 鈥?2
TL F 9490鈥?
TL F 9490 鈥?3
TRI-STATE is a registered trademark of National Semiconductor Corporation
C
1995 National Semiconductor Corporation
TL F 9490
RRD-B30M75 Printed in U S A