74ALVCH16244
Low-Voltage 16-Bit Buffer
with Bus Hold 1.8/2.5/3.3 V
(3鈥揝tate, Non鈥揑nverting)
The 74ALVCH16244 is an advanced performance, non鈥搃nverting
16鈥揵it buffer. It is designed for very high鈥搒peed, very low鈥損ower
operation in 1.8 V, 2.5 V or 3.3 V systems.
The 74ALVCH16244 is nibble controlled with each nibble
functioning identically, but independently. The control pins may be
tied together to obtain full 16鈥揵it operation. The 3鈥搒tate outputs are
controlled by an Output Enable (OEn) input for each nibble. When
OEn is LOW, the outputs are on. When OEn is HIGH, the outputs are
in the high impedance state. The data inputs include active bushold
circuitry, eliminating the need for external pull鈥搖p resistors to hold
unused or floating inputs at a valid logic state.
http://onsemi.com
MARKING DIAGRAM
48
48
74ALVCH16244DT
1
AWLYYWW
鈥?/div>
Designed for Low Voltage Operation: VCC = 1.65 鈥?3.6 V
鈥?/div>
3.6 V Tolerant Inputs and Outputs
鈥?/div>
High Speed Operation: 2.5 ns max for 3.0 to 3.6 V
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
鈥?/div>
3.0 ns max for 2.3 to 2.7 V
6.0 ns max for 1.65 to 1.95 V
Static Drive:
鹵24
mA Drive at 3.0 V
鹵18
mA Drive at 2.3 V
鹵6
mA Drive at 1.65 V
Supports Live Insertion and Withdrawal
Includes Active Bushold to Hold Unused or Floating Inputs at a Valid
Logic State
IOFF Specification Guarantees High Impedance When VCC = 0 V
鈥?/div>
Near Zero Static Supply Current in All Three Logic States (20
碌A(chǔ))
Substantially Reduces System Power Requirements
Latchup Performance Exceeds
鹵250
mA @ 125擄C
ESD Performance: Human Body Model >2000 V;
Machine Model >200 V
Second Source to Industry Standard 74ALVCH16244
TSSOP鈥?8
DT SUFFIX
CASE 1201
A
WL
YY
WW
1
= Assembly Location
= Wafer Lot
= Year
= Work Week
ORDERING INFORMATION
Device
74ALVCH16244DT
74ALVCH16244DTR
Package
TSSOP
TSSOP
Shipping
39 Units/Rail
2500/Tape & Reel
鈥燭o ensure the outputs activate in the 3鈥搒tate condition, the output enable pins
should be connected to VCC through a pull鈥搖p resistor. The value of the resistor is
determined by the current sinking capability of the output connected to the OE pin.
漏
Semiconductor Components Industries, LLC, 2001
1
November, 2001 鈥?Rev. 0
Publication Order Number:
74ALVCH16244/D
74ALVCH16244DT相關(guān)型號(hào)PDF文件下載
-
型號(hào)
版本
描述
廠商
下載
-
英文版
Quad 2-Input NOR gate
PHILIPS
-
英文版
Quad 2-Input NOR gate
PHILIPS [P...
-
英文版
HEX INVERTERS
TI
-
英文版
Hex Inverter
FAIRCHILD
-
英文版
Hex inverter
PHILIPS
-
英文版
Hex Inverter
FAIRCHILD ...
-
英文版
Hex inverter
PHILIPS [P...
-
英文版
HEX INVERTERS
TI [Texas ...
-
英文版
Quad 2-Input AND gate
PHILIPS
-
英文版
Quad 2-Input AND gate
PHILIPS [N...
-
英文版
QUADRUPLE 2-INPUT POSITIVE-AND GATES WITH OPEN-COLLECTOR OUT...
TI
-
英文版
Quad 2-Input AND Gate with Open Collector Outputs
FAIRCHILD
-
英文版
Quad 2-Input AND Gate with Open Collector Outputs
FAIRCHILD ...
-
英文版
Dual 4-Input NAND gate
PHILIPS
-
英文版
Dual 4-Input NAND gate
PHILIPS [N...
-
英文版
Triple 3-Input NOR gate
PHILIPS
-
英文版
Triple 3-Input NOR gate
PHILIPS [N...
-
英文版
Quad 2-Input OR gate
PHILIPS
-
英文版
Quad 2-Input OR gate
PHILIPS [N...
-
英文版
Quad 2-Input NAND buffer open collector
PHILIPS
1
2
3
4
5
6
7
8
9
10
11
12
