CD54HC164, CD74HC164,
CD54HCT164, CD74HCT164
Data sheet acquired from Harris Semiconductor
SCHS155C
October 1997 - Revised August 2003
High-Speed CMOS Logic
8-Bit Serial-In/Parallel-Out Shift Register
Description
The 鈥橦C164 and 鈥橦CT164 are 8-bit serial-in parallel-out shift
registers with asynchronous reset. Data is shifted on the
positive edge of Clock (CP). A LOW on the Master Reset
(MR) pin resets the shift register and all outputs go to the
LOW state regardless of the input conditions. Two Serial
Data inputs (DS1 and DS2) are provided, either one can be
used as a Data Enable control.
Features
鈥?Buffered Inputs
[ /Title
(CD74
HC164
,
CD74
HCT16
4)
/Sub-
ject
(High
Speed
CMOS
Logic
8-Bit
Serial-
In/Par-
allel-
鈥?Asynchronous Master Reset
鈥?Typical f
MAX
= 60MHz at V
CC
= 5V, C
L
= 15pF,
T
A
= 25
o
C
鈥?Fanout (Over Temperature Range)
- Standard Outputs . . . . . . . . . . . . . . . 10 LSTTL Loads
- Bus Driver Outputs . . . . . . . . . . . . . 15 LSTTL Loads
鈥?Wide Operating Temperature Range . . . -55
o
C to 125
o
C
鈥?Balanced Propagation Delay and Transition Times
鈥?Signi鏗乧ant Power Reduction Compared to LSTTL
Logic ICs
鈥?HC Types
- 2V to 6V Operation
- High Noise Immunity: N
IL
= 30%, N
IH
= 30% of V
CC
at V
CC
= 5V
鈥?HCT Types
- 4.5V to 5.5V Operation
- Direct LSTTL Input Logic Compatibility,
V
IL
= 0.8V (Max), V
IH
= 2V (Min)
- CMOS Input Compatibility, I
l
鈮?/div>
1碌A at V
OL
, V
OH
Ordering Information
PART NUMBER
CD54HC164F3A
CD54HCT164F3A
CD74HC164E
CD74HC164M
CD74HC164MT
CD74HC164M96
CD74HCT164E
CD74HCT164M
CD74HCT164MT
CD74HCT164M96
TEMP. RANGE
(
o
C)
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
-55 to 125
PACKAGE
14 Ld CERDIP
14 Ld CERDIP
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
14 Ld PDIP
14 Ld SOIC
14 Ld SOIC
14 Ld SOIC
NOTE: When ordering, use the entire part number. The suf鏗亁 96
denotes tape and reel. The suf鏗亁 T denotes a small-quantity reel of
250.
Pinout
CD54HC164, CD54HCT164
(CERDIP)
CD74HC164, CD74HCT164
(PDIP, SOIC)
TOP VIEW
DS1 1
DS2 2
Q
0
3
Q
1
4
Q
2
5
Q
3
6
GND 7
14 V
CC
13 Q
7
12 Q
6
11 Q
5
10 Q
4
9 MR
8 CP
CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.
Copyright
漏
2003, Texas Instruments Incorporated
1
next