鈩?/div>
output
control and undershoot corrector in addition to a split ground
bus for superior performance.
Features
n
Guaranteed simultaneous switching noise level and
dynamic threshold performance
n
8-bit inverting octal latched transceiver
n
Separate controls for data flow in each direction
n
Back-to-back registers for storage
n
Outputs source/sink 24 mA
n
4 kV minimum ESD immunity
Logic Symbols
IEEE/IEC
DS100248-1
DS100248-4
Pin Names
OEAB
OEBA
CEAB
CEBA
LEAB
LEBA
A
0
鈥揂
7
B
0
鈥揃
7
Description
A-to-B Output Enable Input (Active LOW)
B-to-A Output Enable Input (Active LOW)
A-to-B Enable Input (Active LOW)
B-to-A Enable Input (Active LOW)
A-to-B Latch Enable Input (Active LOW)
B-to-A Latch Enable Input (Active LOW)
A-to-B Data Inputs or
B-to-A TRI-STATE Outputs
B-to-A Data Inputs or
A-to-B TRI-STATE Outputs
GTO
鈩?/div>
is a trademark of National Semiconductor Corporation.
TRI-STATE
廬
is a registered trademark of National Semiconductor Corporation.
FACT
廬
is a registered trademark of Fairchild Semiconductor Corporation.
FACT Quiet Series
鈩?/div>
is a trademark of Fairchild Semiconductor Corporation.
漏 1998 National Semiconductor Corporation
DS100248
www.national.com
next