音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

54AC273L Datasheet

  • 54AC273L

  • Octal D Flip-Flop

  • 161.43KB

  • 8頁

  • NSC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

54AC273 Octal D Flip-Flop
54AC273
July 1998
54AC273
Octal D Flip-Flop
General Description
The 鈥?73 has eight edge-triggered D-type flip-flops with indi-
vidual D inputs and Q outputs. The common buffered Clock
(CP) and Master Reset (MR) input load and reset (clear) all
flip-flops simultaneously.
The register is fully edge-triggered. The state of each D in-
put, one setup time before the LOW-to-HIGH clock transi-
tion, is transferred to the corresponding flip-flop鈥檚 Q output.
All outputs will be forced LOW independently of Clock or
Data inputs by a LOW voltage level on the MR input. The de-
vice is useful for applications where the true output only is re-
quired and the Clock and Master Reset are common to all
storage elements.
Features
n
n
n
n
n
n
n
n
n
n
Ideal buffer for microprocessor or memory
Eight edge-triggered D flip-flops
Buffered common clock
Buffered, asynchronous master reset
See 鈥?77 for clock enable version
See 鈥?73 for transparent latch version
See 鈥?74 for TRI-STATE
廬
version
Outputs source/sink 24 mA
鈥橝CT has TTL-compatible inputs
Standard Military Drawing (SMD)
鈥?鈥橝C273: 5962-87756
Logic Symbols
IEEE/IEC
DS100288-1
DS100288-2
Pin Names
D
0
鈥揇
7
MR
CP
Q
0
鈥換
7
Description
Data Inputs
Master Reset
Clock Pulse Input
Data Outputs
TRI-STATE
廬
is a registered trademark of National Semiconductor Corporation.
FACT
鈩?/div>
is a trademark of National Semiconductor Corporation.
漏 1998 National Semiconductor Corporation
DS100288
www.national.com
1
PrintDate=1998/07/27 PrintTime=08:02:05 44014 ds100288 Rev. No. 1
cmserv
Proof
1

54AC273L相關(guān)型號PDF文件下載

  • 型號
    版本
    描述
    廠商
    下載
  • 英文版
    Quiet Seres Octal Buffer/Line Driver with TRI-STATE Outputs
    NSC [National S...
  • 英文版
    9-Bit D Flip-Flop
    NSC [National S...
  • 英文版
    QUADRUPLE 2-INPUT POSITIVE-NAND GATES
    TI
  • 英文版
    Quad 2-Input NAND Gate
    INTERSIL
  • 英文版
    Quad 2-Input NAND Gate
    NSC
  • 英文版
    Quad 2-Input NAND Gate
    INTERSIL [...
  • 英文版
    Quad 2-Input NAND Gate
    NSC [Natio...
  • 英文版
    QUADRUPLE 2-INPUT POSITIVE-NAND GATES
    TI [Texas ...
  • 英文版
    Quad 2-Input NOR Gate
    NSC
  • 英文版
    Quad 2-Input NOR Gate
    NSC [Natio...
  • 英文版
    Hex Inverter
    NSC
  • 英文版
    Hex Inverter
    NSC [Natio...
  • 英文版
    Hex Inverter with Open Drain Outputs
    NSC
  • 英文版
    Hex Inverter with Open Drain Outputs
    NSC [Natio...
  • 英文版
    Quad 2-Input AND Gate
    NSC
  • 英文版
    Quad 2-Input AND Gate
    NSC [Natio...
  • 英文版
    Triple 3-Input NAND Gate
    NSC
  • 英文版
    Triple 3-Input NAND Gate
    NSC [Natio...
  • 英文版
    Triple 3-Input AND Gate
    NSC
  • 英文版
    Triple 3-Input AND Gate
    NSC [Natio...

熱門IC型號推薦

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！