鈥?/div>
54ACT138
1-of-8 Decoder/Demultiplexer
General Description
The 鈥橝C/鈥橝CT138 is a high-speed 1-of-8 decoder/
demultiplexer. This device is ideally suited for high-speed bi-
polar memory chip select address decoding. The multiple in-
put enables allow parallel expansion to a 1-of-24 decoder
using just three 鈥橝C/鈥橝CT138 devices or a 1-of-32 decoder
using four 鈥橝C/鈥橝CT138 devices and one inverter.
Features
n
n
n
n
n
n
n
I
CC
reduced by 50%
Demultiplexing capability
Multiple input enable for easy expansion
Active LOW mutually exclusive outputs
Outputs source/sink 24 mA
鈥橝CT138 has TTL-compatible inputs
Standard Microcircuit Drawing (SMD)
鈥?鈥橝C138: 5962-87622
鈥?鈥橝CT138: 5962-87554
Logic Symbols
Connection Diagrams
Pin Assignment
for DIP and Flatpak
DS100268-1
IEEE/IEC
DS100268-2
Pin Assignment
for LCC
DS100268-7
Pin Names
A
0
鈥揂
2
E
1
鈥揈
2
E
3
O
0
鈥揙
7
Description
Address Inputs
Enable Inputs
Enable Input
Outputs
DS100268-3
FACT
廬
is a registered trademark of Fairchild Semiconductor Corporation.
漏 1998 National Semiconductor Corporation
DS100268
www.national.com