4096B Datasheet

IC型號：
4096B
PDF描述：
GATE J-K MASTER-SLAVE FLIP-FLOPS(295.01 k)
文件大小：
297.08KB
PDF頁數(shù)：
13頁
芯片廠家：
ETC

閱覽下載糾錯 0

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

HCC/HCF4095B

HCC/HCF4096B

GATE J-K MASTER-SLAVE FLIP-FLOPS

16 MHz TOGGLE RATE (typ.) AT

- V

= 10V

GATED INPUTS

QUIESCENT CURRENT SPECIFIED TO 20v

FOR HCC DEVICE

5V, 10V AND 15V PARAMETRIC RATINGS

INPUT CURRENTOF 100 nA AT 18V AND 25oC

FOR HCC DEVICE

100% TESTED FOR QUIESCENT CURRENT

MEETS ALL REQUIREMENTS OF JEDEC TEN-

TATIVE STANDARD No 13 A, 鈥漇TANDARD

SPECIFICATIONS FOR DESCRIPTION OF B

SERIES CMOS DEVICES鈥?/div>

inputs is transferred to the Q and Q outputs on the

positive edge of the clock pulse. SET and RESET

inputs (active high) are provided for asynchronous

operation.

(Plastic Package)

(Ceramic Package)

DESCRIPTION

The

HCC4095B/4096B

(extended temperature

range) and

HCF4095B/4096B

(intermediate tem-

perature range) are monolithic integrated circuits,

available in 14 lead dual in-line plastic or ceramic

package and plastic micropackage.

The

HCC/HCF4095B

and

HCC/HCF4096B

are J-K

Master-Slave Flip-Flops featuring separate AND

gating of multiple J and K inputs. The gated J-K input

control transfer of information into the master sec-

tion during clocked operation. Information on the J-K

PIN CONNECTIONS

4095B

4096B

(Micro Package)

(Chip Carrier)

ORDER CODES :

HCC40XXBF

HCF40XXBM1

HCF40XXBEY

HCF40XXBC1

September 1988

1/13

型號

版本

描述

廠商

下載
4096

英文版

Optoelectronic

ETC

4096
4096

英文版

Ultra High Resolution Visible Images

Loral Aeronutro...

4096
4096B

英文版

GATE J-K MASTER-SLAVE FLIP-FLOPS(295.01 k)

ETC

4096B
4096B

英文版

GATE J-K MASTER-SLAVE FLIP-FLOPS(295.01 k)

4096B
40961030

英文版

HANDSCHUH CLEAN GRIP GRIFFEST

ETC

40961030
40961030

英文版

HANDSCHUH CLEAN GRIP GRIFFEST

40961030

4096B Datasheet

PDF預(yù)覽

4096B相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

4096B Datasheet

PDF預(yù)覽

4096B相關(guān)型號PDF文件下載

您可能感興趣的PDF文件資料

熱門IC型號推薦

建議反饋

PDF糾錯X