音影先锋亚洲天堂网|电影世界尽头的爱完整版播放|国产 熟女 91|高清无码免费观看欧美日韩|韩国一区二区三区黄色录像|美女亚洲加勒比在线|亚洲综合网 开心五月|7x成人在线入口|成人网站免费日韩毛片区|国产黄片?一级?二级?三级

403GCX-3BC50C2 Datasheet

  • 403GCX-3BC50C2

  • 32-Bit Microprocessor

  • 619.14KB

  • 56頁

  • ETC

掃碼查看芯片數(shù)據(jù)手冊

上傳產(chǎn)品規(guī)格書

PDF預(yù)覽

PowerPC 403GCX
32-Bit RISC
Embedded Controller
Features
鈥?/div>
PowerPC
鈩?/div>
RISC CPU and instruction set
architecture
鈥?/div>
Glueless interfaces to DRAM, SRAM,
ROM, and peripherals, including byte and
half-word devices
鈥?/div>
16KB instruction cache and 8KB write-
back data cache, two-way set-associative
鈥?/div>
Memory management unit
鈥?4-entry, fully associative TLB array
鈥揤ariable page size (1KB-16MB)
鈥揊lexible TLB management
鈥?/div>
Individually programmable on-chip
controllers for:
鈥揊our DMA channels
鈥揇RAM, SRAM, and ROM banks
鈥揈xternal interrupts
鈥?/div>
DRAM controller supports EDO DRAM
鈥?/div>
Flexible interface to external bus masters
鈥?/div>
CPU core can run at 2X the external bus
speed
Applications
鈥?/div>
Set-top boxes and network computers
鈥?/div>
Consumer electronics and video games
鈥?/div>
Telecommunications and networking
鈥?/div>
Office automation (printers, copiers, fax)
Specifications
鈥?/div>
CPU core frequencies of 50, 66, and 80
MHz, I/Os to 25, 33, and 40 MHz
鈥?/div>
Interfaces to both 3V and 5V technologies
鈥?/div>
Low-power 3.3V operation with built-in
power management and stand-by mode
鈥?/div>
Low-cost 160 lead PQFP package
鈥?/div>
Small footprint 160 PBGA package
鈥?/div>
0.45
碌
m triple-level-metal CMOS
Powered by ICminer.com Electronic-Library Service CopyRight 2003
Data
Sheet
Overview
The PowerPC 403GCX 32-bit RISC embedded
controller offers high performance and functional
integration with low power consumption. The
403GCX RISC CPU executes at sustained
speeds approaching one cycle per instruction.
On-chip caches and integrated DRAM and
SRAM control functions reduce chip count and
design complexity in systems, while improving
system throughput.
External I/O devices or SRAM/DRAM memory
banks can be directly attached to the 403GCX
bus interface unit (BIU). Interfaces for up to eight
memory banks and I/O devices, including a max-
imum of four DRAM banks, can be configured
individually, allowing the BIU to manage devices
or memory banks with differing control, timing, or
bus width requirements.
Interrupt
Controller
JTAG
Port
Serial
Port
4-Channel
DMA
Controller
(Address
and
Control)
Timers
RISC Execution Unit
Memory Management Unit
Instruction
Cache Unit
Data
Cache Unit
On-chip
Peripheral
Bus
Bus Interface Unit
DRAM Controller
I/O Controller
Data Address
Bus Bus
DRAM
Controls
SRAM, ROM, I/O
Controls

403GCX-3BC50C2相關(guān)型號PDF文件下載

掃碼下載APP，
一鍵連接廣大的電子世界。

在線人工客服

買家服務(wù)：
賣家服務(wù)：
技術(shù)客服：

0571-85317607

網(wǎng)站技術(shù)支持

13606545031

客服在線時間周一至周五
9:00-17:30

關(guān)注官方微信號，
第一時間獲取資訊。

建議反饋

聯(lián)系人：

聯(lián)系方式：

按住滑塊，拖拽到最右邊
>>
感謝您向阿庫提出的寶貴意見，您的參與是維庫提升服務(wù)的動力！意見一經(jīng)采納，將有感恩紅包奉上哦！